当前位置:首页 > 软件 > PLD设计与仿真 > Mentor Graphics HDL Author PLD设计与仿真

Mentor Graphics HDL Author PLD设计与仿真
  • Mentor Graphics HDL Author PLD设计与仿真

Mentor Graphics HDL Author PLD设计与仿真

更新时间:2023-02-21 21:32:26

明导国际(MentorGraphics)Mentor是全球著名的EDA工具厂商,提供芯片与系统开发所需的各种设计、仿真与制造工具,与Synopsys和Cadence并称全球三大EDA公司。其2015年营收在12亿美元左右,营运利润约为

价格:
立即询价
型号:
HDL Author
正版保证:
原装正品
品牌:
Mentor Graphics
质保服务:
货期:
现货
产品状态:
成熟产品
发票类型:
含13%货物增票
产品类型:
标准规格
物流费用:
包运费
品牌属国:
欧美品牌
支付方式:
公对公付款 公司支付宝
服务区域:
适用场景:
采购提示:为了快速获取报价,请提供准确产品型号、规格。操作如下:
A、查看原购销合同里的产品型号、规格
B、确认实物标签上的P/N号(可以拍照直接提供)
规格:
0.00元
1台可销售
扫一扫,分享到手机 扫一扫,分享到手机
微信在线咨询
Mentor Graphics
品牌介绍

相似商品
  • 产品详情
  • 产品视频
  • 采购说明
  • 常见问题
  • 售后说明
  • 商品评价
  • 资料下载
  • 技术支持

HDL Author

Whether designing an FPGA or ASIC, the devices have advanced capabilities and complex features that, when put under tight development cycles, burden the design teams to produce efficient and robust chips. Hence, the design teams have placed more demands on HDL processes, automation, and style guidelines for developing quality design results.

Standard languages (such as VHDL, Verilog, SystemVerilog) and IP formats, along with common industry version management systems aid in producing repeatable and dependable design processes, but the tools that utilize these standards need to do much more than edit text files. Mentor Graphics delivers a complete design solution for FPGA and ASIC HDL development beginning with comprehensive design creation addressing new code creation, formal and informal design reuse, and any combination in between.

KEY FEATURES & BENEFITS:

Physical Synthesis

  • Performs optimizations using post-P&R data
  • Reduces runtime of future P&R iterations

Interactive Physical Layout Editor

  • Find trouble areas in physical implementation
  • Optimize specific areas or timing paths

Modular Design Reuse Flow

  • Reuses placement of unmodified blocks

Enhanced Design Analysis

  • Cross-probe between design schematics and physical layout

All Features of Precision RTL Plus

  • Mil-aero & safety-critical features
  • Physical synthesis (pre-P&R)
  • Low power synthesis
  • Incremental flows
  • Precise-IP
  • Precise-Encrypt
  • Mixed language support with SystemVerilog
  • Resource Manager
  • ASIC prototyping support
  • Integration with Mentor tools
在线咨询 电话沟通
提交需求 微信客服
二维码
二维码