当前位置:首页 > 软件 > PLD设计与仿真 > Cadence Design Systems Cadence Emulation Development Kit PLD设计与仿真

Cadence Design Systems Cadence Emulation Development Kit PLD设计与仿真
  • Cadence Design Systems Cadence Emulation Development Kit PLD设计与仿真

Cadence Design Systems Cadence Emulation Development Kit PLD设计与仿真

更新时间:2023-02-21 21:32:26

为了满足当今手机、数码相机、电脑、自动系统及其他电子产品市场对于功能多样化的需求,生产商将数十亿计的晶体管集中于一个芯片上。这一集成同时伴随着向更小工艺技术的转变,芯片上的晶体管及其他物理装置比用来打印他们的光波还小。没有电子设计自动化

价格:
立即询价
型号:
Cadence Emulation Development Kit
正版保证:
原装正品
品牌:
Cadence Design Systems
质保服务:
货期:
现货
产品状态:
成熟产品
发票类型:
含13%货物增票
产品类型:
标准规格
物流费用:
包运费
品牌属国:
欧美品牌
支付方式:
公对公付款 公司支付宝
服务区域:
适用场景:
采购提示:为了快速获取报价,请提供准确产品型号、规格。操作如下:
A、查看原购销合同里的产品型号、规格
B、确认实物标签上的P/N号(可以拍照直接提供)
规格:
0.00元
1台可销售
扫一扫,分享到手机 扫一扫,分享到手机
微信在线咨询
Cadence Design Systems
品牌介绍

相似商品
  • 产品详情
  • 产品视频
  • 采购说明
  • 常见问题
  • 售后说明
  • 商品评价
  • 资料下载
  • 技术支持

Features

  • Remotely configure, use, and monitor using IP network
  • Supports remote protocol and traffic monitors
  • Supports Windows 7, Windows 10, and Linux OSs
  • Supports PCI Express Gen3 protocol interface with up to 16 lanes and L1 power management
  • Supports USB3.0 device interface with U0, U1, U2, and U3 power management

Benefits
Highest productivity with high fidelity

  • Offers higher verification performance than other verification methods without abstracting out critical portions of the design, while running in a real system environment that will be used in post-silicon validation
  • Full-speed performance and scalable with multi-interface designs or multiple interconnect technologies Offers rapid verification deployment
  • Provides a pre-validated emulation interface fully compatible with the Palladium series
  • Enables rapid creation of system-level environments using the same hardware and software that the real silicon will use

Enables reuse

  • Built around standards-compliant interfaces such as PCIe and USB, and can be reused for other projects
  • Improves productivity by getting the design running quickly without weeks or months of specialized test environment creation
  • Allows use of standard third-party protocol analysis tools, driver development suites, and traffic- generation utilities

Ensures quality

  • Tested and verified by Cadence against independent verification IP and other user designs
  • Cadence-provided solution lets you verify your design quickly and efficiently to ensure high product quality

Reduces system emulation bring up risk

  • Performs interface testing at the physical level
  • Runs full system enumeration connected to a real server chipset running a real OS with a full software stack

Does not abstract away low system- level connection issues that arise with real chipsets
Does not abstract away the real enumeration sequence of different OSs

  • Runs entire system-level real tests, just as the design silicon will have to do when it is deployed

Directed random testing is a vital andnecessary part of modern system verification, but it is not sufficient

  • Allows interaction with multiple system-level interconnects such as PCIe and USB, all in the same verification environment and without impacting performance
在线咨询 电话沟通
提交需求 微信客服
二维码
二维码